Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: manchester Download
 Description: Source consists of three modules, data transmission module is to read the FIFO data, the parallel data into serial, while the Manchester encoded serial data output. Data receiving module is receiving data from the Manchester decoder. FIFO controller module will receive the serial data into parallel, and storage. Manchester decoding part of the paper, the sampling technique, using a sampling clock 8 times. Each cycle of data sampling eight times, four times per sample to determine a state, if the sample into three or more is considered high-high state, otherwise considered a low state. State data from high in the end is 0, from low to high is the state 1.
 Downloaders recently: [More information of uploader 陈建]
 To Search: manchester
File list (Check if you may need any files):
manchester\RXD_FIFO16_con2.v
..........\RXD_Receive.v
..........\TXD_send.v
manchester
    

CodeBus www.codebus.net