Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: adc_cvt Download
 Description: FPGA controls the sampling period 32 AD sampling a point, seeking to change the 64-point
 Downloaders recently: [More information of uploader sunxin]
 To Search:
File list (Check if you may need any files): 
adc_cvt.v

CodeBus www.codebus.net