Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: RS-232 Download
 Description: realise RS-232 by using verilog HDL
 Downloaders recently: [More information of uploader 598248378]
 To Search:
File list (Check if you may need any files):
RS-232\baud_gen.v
......\baud_gen.v.bak
......\baud_gen_tb.v
......\baud_gen_tb.v.bak
......\buad_gen.v.bak
......\buad_gen_tb.v.bak
......\db\prev_cmp_uart_top.asm.qmsg
......\..\prev_cmp_uart_top.fit.qmsg
......\..\prev_cmp_uart_top.map.qmsg
......\..\prev_cmp_uart_top.qmsg
......\..\prev_cmp_uart_top.sim.qmsg
......\..\prev_cmp_uart_top.tan.qmsg
......\..\uart_top.asm.qmsg
......\..\uart_top.asm_labs.ddb
......\..\uart_top.cbx.xml
......\..\uart_top.cmp.bpm
......\..\uart_top.cmp.cdb
......\..\uart_top.cmp.ecobp
......\..\uart_top.cmp.hdb
......\..\uart_top.cmp.kpt
......\..\uart_top.cmp.logdb
......\..\uart_top.cmp.rdb
......\..\uart_top.cmp.tdb
......\..\uart_top.cmp0.ddb
......\..\uart_top.cmp2.ddb
......\..\uart_top.cmp_merge.kpt
......\..\uart_top.db_info
......\..\uart_top.eco.cdb
......\..\uart_top.eds_overflow
......\..\uart_top.fit.qmsg
......\..\uart_top.fnsim.cdb
......\..\uart_top.fnsim.hdb
......\..\uart_top.fnsim.qmsg
......\..\uart_top.hier_info
......\..\uart_top.hif
......\..\uart_top.lpc.html
......\..\uart_top.lpc.rdb
......\..\uart_top.lpc.txt
......\..\uart_top.map.bpm
......\..\uart_top.map.cdb
......\..\uart_top.map.ecobp
......\..\uart_top.map.hdb
......\..\uart_top.map.kpt
......\..\uart_top.map.logdb
......\..\uart_top.map.qmsg
......\..\uart_top.map_bb.cdb
......\..\uart_top.map_bb.hdb
......\..\uart_top.map_bb.logdb
......\..\uart_top.pre_map.cdb
......\..\uart_top.pre_map.hdb
......\..\uart_top.rtlv.hdb
......\..\uart_top.rtlv_sg.cdb
......\..\uart_top.rtlv_sg_swap.cdb
......\..\uart_top.sgdiff.cdb
......\..\uart_top.sgdiff.hdb
......\..\uart_top.sim.cvwf
......\..\uart_top.sim.hdb
......\..\uart_top.sim.qmsg
......\..\uart_top.sim.rdb
......\..\uart_top.simfam
......\..\uart_top.sld_design_entry.sci
......\..\uart_top.sld_design_entry_dsc.sci
......\..\uart_top.smp_dump.txt
......\..\uart_top.syn_hier_info
......\..\uart_top.tan.qmsg
......\..\uart_top.tis_db_list.ddb
......\..\uart_top.tmw_info
......\..\uart_top_global_asgn_op.abo
......\..\wed.wsf
......\incremental_db\compiled_partitions\uart_top.root_partition.cmp.atm
......\..............\...................\uart_top.root_partition.cmp.dfp
......\..............\...................\uart_top.root_partition.cmp.hdbx
......\..............\...................\uart_top.root_partition.cmp.kpt
......\..............\...................\uart_top.root_partition.cmp.logdb
......\..............\...................\uart_top.root_partition.cmp.rcf
......\..............\...................\uart_top.root_partition.map.atm
......\..............\...................\uart_top.root_partition.map.dpi
......\..............\...................\uart_top.root_partition.map.hdbx
......\..............\...................\uart_top.root_partition.map.kpt
......\..............\README
......\modelsim.ini
......\transcript
......\uart_rx.v
......\uart_rx.v.bak
......\uart_rx_tb.v
......\uart_rx_tb.v.bak
......\uart_top.asm.rpt
......\uart_top.done
......\uart_top.fit.rpt
......\uart_top.fit.smsg
......\uart_top.fit.summary
......\uart_top.flow.rpt
......\uart_top.map.rpt
......\uart_top.map.summary
......\uart_top.pin
......\uart_top.pof
......\uart_top.qpf
......\uart_top.qsf
......\uart_top.qws
......\uart_top.sim.rpt
    

CodeBus www.codebus.net