Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: OFDM_retiming Download
 Description: Verilog-OFDM-based clock recovery module, doing all-digital OFDM time is the key module can be implemented on the FPGA.
 Downloaders recently: [More information of uploader yesheng0201]
 To Search:
  • [syndetect] - frame detection, verilog code
  • [auk_sdsdi] - for FPGA design ,written by Verilog HDL
  • [d_e_g_dds] - Early-later gate of Verilog HDL-based sy
  • [FPGA_BOOK] - Layman Fun FPGA, author Hou flight from
File list (Check if you may need any files): 
OFDM_retiming
.............\Correlating_and_Accumulating.v
.............\Magnitude_Simplified_Computing.v
.............\Match_Filtering.v
.............\Peak_Finding.v
.............\Quantization.v
.............\Simple_Correlation.v
.............\Symbol_Output.v
.............\Time_Syncronization.v
.............\Time_Syncronization_summary.html
.............\Timing_Symcronization.ise
.............\Timing_Symcronization.ise_ISE_Backup
.............\Timing_Symcronization.restore
.............\_xmsgs
.............\__ISE_repository_Timing_Symcronization.ise_.lock

CodeBus www.codebus.net