Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: hdlc_7960 Download
 Description: Based on the 7960 Verilog implementation. Main achieved Manchester encoding and decoding. Frequency sampling method used.
 Downloaders recently: [More information of uploader 09121958]
 To Search:
File list (Check if you may need any files):
hdlc_7960\clk_tiqu.v
.........\db\hdlc_7960.asm.qmsg
.........\..\hdlc_7960.cbx.xml
.........\..\hdlc_7960.cmp.bpm
.........\..\hdlc_7960.cmp.cdb
.........\..\hdlc_7960.cmp.ecobp
.........\..\hdlc_7960.cmp.hdb
.........\..\hdlc_7960.cmp.logdb
.........\..\hdlc_7960.cmp.rdb
.........\..\hdlc_7960.cmp.tdb
.........\..\hdlc_7960.cmp0.ddb
.........\..\hdlc_7960.db_info
.........\..\hdlc_7960.eco.cdb
.........\..\hdlc_7960.eda.qmsg
.........\..\hdlc_7960.fit.qmsg
.........\..\hdlc_7960.hier_info
.........\..\hdlc_7960.hif
.........\..\hdlc_7960.map.bpm
.........\..\hdlc_7960.map.cdb
.........\..\hdlc_7960.map.ecobp
.........\..\hdlc_7960.map.hdb
.........\..\hdlc_7960.map.logdb
.........\..\hdlc_7960.map.qmsg
.........\..\hdlc_7960.map_bb.cdb
.........\..\hdlc_7960.map_bb.hdb
.........\..\hdlc_7960.map_bb.hdbx
.........\..\hdlc_7960.map_bb.logdb
.........\..\hdlc_7960.pre_map.cdb
.........\..\hdlc_7960.pre_map.hdb
.........\..\hdlc_7960.psp
.........\..\hdlc_7960.root_partition.cmp.atm
.........\..\hdlc_7960.root_partition.cmp.dfp
.........\..\hdlc_7960.root_partition.cmp.hdbx
.........\..\hdlc_7960.root_partition.cmp.logdb
.........\..\hdlc_7960.root_partition.cmp.rcf
.........\..\hdlc_7960.root_partition.map.atm
.........\..\hdlc_7960.root_partition.map.hdbx
.........\..\hdlc_7960.root_partition.map.info
.........\..\hdlc_7960.rtlv.hdb
.........\..\hdlc_7960.rtlv_sg.cdb
.........\..\hdlc_7960.rtlv_sg_swap.cdb
.........\..\hdlc_7960.sgdiff.cdb
.........\..\hdlc_7960.sgdiff.hdb
.........\..\hdlc_7960.signalprobe.cdb
.........\..\hdlc_7960.sld_design_entry.sci
.........\..\hdlc_7960.sld_design_entry_dsc.sci
.........\..\hdlc_7960.smp_dump.txt
.........\..\hdlc_7960.syn_hier_info
.........\..\hdlc_7960.tan.qmsg
.........\..\hdlc_7960.tis_db_list.ddb
.........\..\hdlc_7960.tmw_info
.........\..\prev_cmp_hdlc_7960.asm.qmsg
.........\..\prev_cmp_hdlc_7960.eda.qmsg
.........\..\prev_cmp_hdlc_7960.fit.qmsg
.........\..\prev_cmp_hdlc_7960.map.qmsg
.........\..\prev_cmp_hdlc_7960.qmsg
.........\..\prev_cmp_hdlc_7960.tan.qmsg
.........\decoding.v
.........\decoding.v.bak
.........\hdlc_7960.asm.rpt
.........\hdlc_7960.done
.........\hdlc_7960.eda.rpt
.........\hdlc_7960.fit.rpt
.........\hdlc_7960.fit.smsg
.........\hdlc_7960.fit.summary
.........\hdlc_7960.flow.rpt
.........\hdlc_7960.map.rpt
.........\hdlc_7960.map.smsg
.........\hdlc_7960.map.summary
.........\hdlc_7960.pin
.........\hdlc_7960.pof
.........\hdlc_7960.qpf
.........\hdlc_7960.qsf
.........\hdlc_7960.qws
.........\hdlc_7960.sof
.........\hdlc_7960.tan.rpt
.........\hdlc_7960.tan.summary
.........\hdlc_7960.v
.........\hdlc_7960.v.bak
.........\hdlc_decode.v
.........\hdlc_encode.v
.........\simulation\modelsim\hdlc_7960.sft
.........\..........\........\hdlc_7960.vo
.........\..........\........\hdlc_7960_modelsim.xrf
.........\..........\........\hdlc_7960_v.sdo
.........\start_check.v
.........\.imulation\modelsim
.........\db
.........\simulation
hdlc_7960
    

CodeBus www.codebus.net