Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDR2PTiming Download
 Description: Xilinx ip core generator a ddr2 controllor time analysis
 Downloaders recently: [More information of uploader hn_2009]
 To Search:
File list (Check if you may need any files): 
DDR2 Timing\DDR_data_tr_tming.v
...........\DDR_data_tr_tming_TB.v
DDR2 Timing

CodeBus www.codebus.net