Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Counter Download
 Description: The design of the timer, run by the Quartus II, easy to use, mainly For NJU CSers
 Downloaders recently: [More information of uploader 449248708]
 To Search:
File list (Check if you may need any files):
4.3.3.3\db\prev_cmp_Vr74x163.asm.qmsg
.......\..\prev_cmp_Vr74x163.fit.qmsg
.......\..\prev_cmp_Vr74x163.map.qmsg
.......\..\prev_cmp_Vr74x163.qmsg
.......\..\prev_cmp_Vr74x163.sim.qmsg
.......\..\prev_cmp_Vr74x163.tan.qmsg
.......\..\Vr74x163.asm.qmsg
.......\..\Vr74x163.asm_labs.ddb
.......\..\Vr74x163.atom_map.rvd
.......\..\Vr74x163.cbx.xml
.......\..\Vr74x163.cmp.bpm
.......\..\Vr74x163.cmp.cdb
.......\..\Vr74x163.cmp.ecobp
.......\..\Vr74x163.cmp.hdb
.......\..\Vr74x163.cmp.kpt
.......\..\Vr74x163.cmp.logdb
.......\..\Vr74x163.cmp.rdb
.......\..\Vr74x163.cmp.tdb
.......\..\Vr74x163.cmp0.ddb
.......\..\Vr74x163.cmp_merge.kpt
.......\..\Vr74x163.db_info
.......\..\Vr74x163.eco.cdb
.......\..\Vr74x163.eds_overflow
.......\..\Vr74x163.fit.qmsg
.......\..\Vr74x163.fnsim.cdb
.......\..\Vr74x163.fnsim.hdb
.......\..\Vr74x163.fnsim.qmsg
.......\..\Vr74x163.hier_info
.......\..\Vr74x163.hif
.......\..\Vr74x163.lpc.html
.......\..\Vr74x163.lpc.rdb
.......\..\Vr74x163.lpc.txt
.......\..\Vr74x163.map.bpm
.......\..\Vr74x163.map.cdb
.......\..\Vr74x163.map.ecobp
.......\..\Vr74x163.map.hdb
.......\..\Vr74x163.map.kpt
.......\..\Vr74x163.map.logdb
.......\..\Vr74x163.map.qmsg
.......\..\Vr74x163.map_bb.cdb
.......\..\Vr74x163.map_bb.hdb
.......\..\Vr74x163.map_bb.logdb
.......\..\Vr74x163.pre_map.cdb
.......\..\Vr74x163.pre_map.hdb
.......\..\Vr74x163.rpp.qmsg
.......\..\Vr74x163.rtlv.hdb
.......\..\Vr74x163.rtlv_sg.cdb
.......\..\Vr74x163.rtlv_sg_swap.cdb
.......\..\Vr74x163.sgate.rvd
.......\..\Vr74x163.sgate_sm.rvd
.......\..\Vr74x163.sgdiff.cdb
.......\..\Vr74x163.sgdiff.hdb
.......\..\Vr74x163.sim.cvwf
.......\..\Vr74x163.sim.hdb
.......\..\Vr74x163.sim.qmsg
.......\..\Vr74x163.sim.rdb
.......\..\Vr74x163.simfam
.......\..\Vr74x163.sld_design_entry.sci
.......\..\Vr74x163.sld_design_entry_dsc.sci
.......\..\Vr74x163.syn_hier_info
.......\..\Vr74x163.tan.qmsg
.......\..\Vr74x163.tis_db_list.ddb
.......\..\Vr74x163.tmw_info
.......\..\Vr74x163_global_asgn_op.abo
.......\..\wed.wsf
.......\incremental_db\compiled_partitions\Vr74x163.root_partition.cmp.atm
.......\..............\...................\Vr74x163.root_partition.cmp.dfp
.......\..............\...................\Vr74x163.root_partition.cmp.hdbx
.......\..............\...................\Vr74x163.root_partition.cmp.kpt
.......\..............\...................\Vr74x163.root_partition.cmp.logdb
.......\..............\...................\Vr74x163.root_partition.cmp.rcf
.......\..............\...................\Vr74x163.root_partition.map.atm
.......\..............\...................\Vr74x163.root_partition.map.dpi
.......\..............\...................\Vr74x163.root_partition.map.hdbx
.......\..............\...................\Vr74x163.root_partition.map.kpt
.......\..............\README
.......\Vr74x163.asm.rpt
.......\Vr74x163.done
.......\Vr74x163.dpf
.......\Vr74x163.fit.rpt
.......\Vr74x163.fit.smsg
.......\Vr74x163.fit.summary
.......\Vr74x163.flow.rpt
.......\Vr74x163.map.rpt
.......\Vr74x163.map.summary
.......\Vr74x163.pin
.......\Vr74x163.pof
.......\Vr74x163.qpf
.......\Vr74x163.qsf
.......\Vr74x163.qws
.......\Vr74x163.sim.rpt
.......\Vr74x163.sof
.......\Vr74x163.tan.rpt
.......\Vr74x163.tan.summary
.......\Vr74x163.v
.......\Vr74x163.v.bak
.......\Vr74x163.vwf
......1\db\PlusCounter.asm.qmsg
.......\..\PlusCounter.asm_labs.ddb
.......\..\PlusCounter.atom_map.rvd
    

CodeBus www.codebus.net