Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: UART Download
 Description: UART (universal asynchronous receiver transmitter protocol) working verilog
 Downloaders recently: [More information of uploader salmankabir]
 To Search:
  • [cam] - It is a VERILOG program for interfacing
  • [nova_latest.tar] - VERILOG source code of a H.264 baseline
File list (Check if you may need any files): 
UART\UART_Receiver\receiver.v
....\.............\rectest.v
....\.....Transmitter\testT.v
....\................\Transmitter.v
....\UART_Receiver
....\UART_Transmitter
UART

CodeBus www.codebus.net