Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ps2 Download
 Description: In addition to top-level module (ps2_key), three low-level modules are PS/2 transmission processing module (ps2scan), serial transmission module (my_uart_tx) and the serial port baud rate selection module (speed_select) (the following is given only to top-level module and PS/2 verilog code for transport processing module, serial part of the design can refer to the serial communication design).
 Downloaders recently: [More information of uploader lsh8412211]
 To Search:
File list (Check if you may need any files):
ps2\db\prev_cmp_ps2_key.map.qmsg
...\..\prev_cmp_ps2_key.qmsg
...\..\ps2_key.cbx.xml
...\..\ps2_key.cmp.rdb
...\..\ps2_key.db_info
...\..\ps2_key.eco.cdb
...\..\ps2_key.hier_info
...\..\ps2_key.hif
...\..\ps2_key.lpc.html
...\..\ps2_key.lpc.rdb
...\..\ps2_key.lpc.txt
...\..\ps2_key.map.cdb
...\..\ps2_key.map.hdb
...\..\ps2_key.map.logdb
...\..\ps2_key.map.qmsg
...\..\ps2_key.pre_map.cdb
...\..\ps2_key.pre_map.hdb
...\..\ps2_key.rtlv.hdb
...\..\ps2_key.rtlv_sg.cdb
...\..\ps2_key.rtlv_sg_swap.cdb
...\..\ps2_key.sgdiff.cdb
...\..\ps2_key.sgdiff.hdb
...\..\ps2_key.sld_design_entry.sci
...\..\ps2_key.sld_design_entry_dsc.sci
...\..\ps2_key.syn_hier_info
...\..\ps2_key.tis_db_list.ddb
...\..\ps2_key.tmw_info
...\incremental_db\compiled_partitions\ps2_key.root_partition.map.kpt
...\..............\README
...\my_uart_tx.v
...\ps2scan.v
...\ps2scan.v.bak
...\ps2_key.asm.rpt
...\ps2_key.cdf
...\ps2_key.done
...\ps2_key.dpf
...\ps2_key.fit.rpt
...\ps2_key.fit.smsg
...\ps2_key.fit.summary
...\ps2_key.flow.rpt
...\ps2_key.map.rpt
...\ps2_key.map.summary
...\ps2_key.pin
...\ps2_key.pof
...\ps2_key.qpf
...\ps2_key.qsf
...\ps2_key.qws
...\ps2_key.tan.rpt
...\ps2_key.tan.summary
...\ps2_key.v
...\ps2_key_assignment_defaults.qdf
...\speed_select.v
...\incremental_db\compiled_partitions
...\db
...\incremental_db
ps2
    

CodeBus www.codebus.net