Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: pcitarget_disconnect_verilog Download
 Description: This design shows how to implement a disconnect of a pci target instantiation of Altera s pci megafunction
 Downloaders recently: [More information of uploader agnkstambov]
 To Search: PCI
  • [PCI] - PCI
  • [PCI] - PLD EDA and FPGA-based PCI bus interface
File list (Check if you may need any files): 
pcitarget_disconnect_verilog\pt32.v
............................\pt32.vo
............................\readme.txt
............................\targ_term.v
............................\top_t32.v
pcitarget_disconnect_verilog

CodeBus www.codebus.net