Description: With verilog order to achieve an improvement of 8 serial FIR low-pass filter, the input data bit width of 12 bits by sign extension into a 13-bit after.
To Search:
- [fir_hdl] - Verilog a FIR filter to achieve, with th
File list (Check if you may need any files):
ser_fir.v
Download