Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: risc_cup Download
 Description: RISC CPU the VERILOG language, very useful
 Downloaders recently: [More information of uploader 1020329001]
 To Search: risc cpu
  • [RISCcpu] - this is verilog model of RISC CPU
File list (Check if you may need any files):
risc_cup
........\accum.v
........\adr.v
........\alu.v
........\alu.v.bak
........\clk_gen.v
........\counter.v
........\datactl.v
........\db
........\..\logic_util_heursitic.dat
........\..\prev_cmp_risc_cup.qmsg
........\..\risc_cup.ae.hdb
........\..\risc_cup.amm.cdb
........\..\risc_cup.asm.qmsg
........\..\risc_cup.asm.rdb
........\..\risc_cup.cbx.xml
........\..\risc_cup.cmp.cbp
........\..\risc_cup.cmp.kpt
........\..\risc_cup.cmp.logdb
........\..\risc_cup.cmp.rdb
........\..\risc_cup.cmp0.ddb
........\..\risc_cup.cmp2.ddb
........\..\risc_cup.cmp_merge.kpt
........\..\risc_cup.db_info
........\..\risc_cup.fit.qmsg
........\..\risc_cup.hier_info
........\..\risc_cup.hif
........\..\risc_cup.idb.cdb
........\..\risc_cup.lpc.html
........\..\risc_cup.lpc.rdb
........\..\risc_cup.lpc.txt
........\..\risc_cup.map.bpm
........\..\risc_cup.map.cbp
........\..\risc_cup.map.cdb
........\..\risc_cup.map.hdb
........\..\risc_cup.map.kpt
........\..\risc_cup.map.logdb
........\..\risc_cup.map.qmsg
........\..\risc_cup.map_bb.cdb
........\..\risc_cup.map_bb.hdb
........\..\risc_cup.map_bb.logdb
........\..\risc_cup.merge.qmsg
........\..\risc_cup.pre_map.cdb
........\..\risc_cup.pre_map.hdb
........\..\risc_cup.rpp.qmsg
........\..\risc_cup.rtlv.hdb
........\..\risc_cup.rtlv_sg.cdb
........\..\risc_cup.rtlv_sg_swap.cdb
........\..\risc_cup.sgate.rvd
........\..\risc_cup.sgate_sm.rvd
........\..\risc_cup.sgdiff.cdb
........\..\risc_cup.sgdiff.hdb
........\..\risc_cup.sld_design_entry.sci
........\..\risc_cup.sld_design_entry_dsc.sci
........\..\risc_cup.smart_action.txt
........\..\risc_cup.smp_dump.txt
........\..\risc_cup.syn_hier_info
........\..\risc_cup.tan.qmsg
........\..\risc_cup.tis_db_list.ddb
........\..\risc_cup.tmw_info
........\incremental_db
........\..............\compiled_partitions
........\..............\...................\risc_cup.db_info
........\..............\...................\risc_cup.root_partition.cmp.cdb
........\..............\...................\risc_cup.root_partition.cmp.dfp
........\..............\...................\risc_cup.root_partition.cmp.hdb
........\..............\...................\risc_cup.root_partition.cmp.kpt
........\..............\...................\risc_cup.root_partition.cmp.logdb
........\..............\...................\risc_cup.root_partition.cmp.rcfdb
........\..............\...................\risc_cup.root_partition.cmp.re.rcfdb
........\..............\...................\risc_cup.root_partition.map.cdb
........\..............\...................\risc_cup.root_partition.map.dpi
........\..............\...................\risc_cup.root_partition.map.hdb
........\..............\...................\risc_cup.root_partition.map.kpt
........\..............\README
........\instruction_register.v
........\machine.v
........\machinectl.v
........\main.v
........\register.v
........\risc_cpu.v
........\risc_cup.asm.rpt
........\risc_cup.done
........\risc_cup.fit.rpt
........\risc_cup.fit.smsg
........\risc_cup.fit.summary
........\risc_cup.flow.rpt
........\risc_cup.map.rpt
........\risc_cup.map.summary
........\risc_cup.merge.rpt
........\risc_cup.pin
........\risc_cup.pof
........\risc_cup.qpf
........\risc_cup.qsf
........\risc_cup.sof
........\risc_cup.tan.rpt
........\risc_cup.tan.summary
........\simulation
........\..........\alu
........\..........\...\alu.xml
    

CodeBus www.codebus.net