Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: PS2UART_verilog Download
 Description: Based on Verilog, PS/2 keyboard interface, the receiving PS/2 keyboard data and convert it into ASCII code sent to the PC through the RS232 display.
 Downloaders recently: [More information of uploader wanchun84]
 To Search:
File list (Check if you may need any files):
PS2UART_verilog\baud.bsf
...............\baud.v
...............\baud.v.bak
...............\db\add_sub_5nh.tdf
...............\..\add_sub_koh.tdf
...............\..\prev_cmp_PS2UART_verilog.asm.qmsg
...............\..\prev_cmp_PS2UART_verilog.fit.qmsg
...............\..\prev_cmp_PS2UART_verilog.map.qmsg
...............\..\prev_cmp_PS2UART_verilog.qmsg
...............\..\prev_cmp_PS2UART_verilog.tan.qmsg
...............\..\PS2UART_verilog.analyze_file.qmsg
...............\..\PS2UART_verilog.asm.qmsg
...............\..\PS2UART_verilog.cbx.xml
...............\..\PS2UART_verilog.cmp.cdb
...............\..\PS2UART_verilog.cmp.hdb
...............\..\PS2UART_verilog.cmp.logdb
...............\..\PS2UART_verilog.cmp.rdb
...............\..\PS2UART_verilog.cmp.tdb
...............\..\PS2UART_verilog.cmp0.ddb
...............\..\PS2UART_verilog.db_info
...............\..\PS2UART_verilog.eco.cdb
...............\..\PS2UART_verilog.eds_overflow
...............\..\PS2UART_verilog.fit.qmsg
...............\..\PS2UART_verilog.hier_info
...............\..\PS2UART_verilog.hif
...............\..\PS2UART_verilog.lpc.html
...............\..\PS2UART_verilog.lpc.rdb
...............\..\PS2UART_verilog.lpc.txt
...............\..\PS2UART_verilog.map.cdb
...............\..\PS2UART_verilog.map.hdb
...............\..\PS2UART_verilog.map.logdb
...............\..\PS2UART_verilog.map.qmsg
...............\..\PS2UART_verilog.pre_map.cdb
...............\..\PS2UART_verilog.pre_map.hdb
...............\..\PS2UART_verilog.rpp.qmsg
...............\..\PS2UART_verilog.rtlv.hdb
...............\..\PS2UART_verilog.rtlv_sg.cdb
...............\..\PS2UART_verilog.rtlv_sg_swap.cdb
...............\..\PS2UART_verilog.sgate.rvd
...............\..\PS2UART_verilog.sgate_sm.rvd
...............\..\PS2UART_verilog.sgdiff.cdb
...............\..\PS2UART_verilog.sgdiff.hdb
...............\..\PS2UART_verilog.sim.cvwf
...............\..\PS2UART_verilog.sim.hdb
...............\..\PS2UART_verilog.sim.qmsg
...............\..\PS2UART_verilog.sim.rdb
...............\..\PS2UART_verilog.sld_design_entry.sci
...............\..\PS2UART_verilog.sld_design_entry_dsc.sci
...............\..\PS2UART_verilog.syn_hier_info
...............\..\PS2UART_verilog.tan.qmsg
...............\..\PS2UART_verilog.tis_db_list.ddb
...............\..\wed.wsf
...............\incremental_db\compiled_partitions\PS2UART_verilog.root_partition.map.kpt
...............\..............\README
...............\PS2.bsf
...............\PS2.v
...............\PS2.v.bak
...............\PS2UART_verilog.asm.rpt
...............\PS2UART_verilog.bdf
...............\PS2UART_verilog.cdf
...............\PS2UART_verilog.done
...............\PS2UART_verilog.dpf
...............\PS2UART_verilog.fit.rpt
...............\PS2UART_verilog.fit.summary
...............\PS2UART_verilog.flow.rpt
...............\PS2UART_verilog.map.rpt
...............\PS2UART_verilog.map.summary
...............\PS2UART_verilog.pin
...............\PS2UART_verilog.pof
...............\PS2UART_verilog.qpf
...............\PS2UART_verilog.qsf
...............\PS2UART_verilog.qws
...............\PS2UART_verilog.sim.rpt
...............\PS2UART_verilog.tan.rpt
...............\PS2UART_verilog.tan.summary
...............\PS2UART_verilog.vwf
...............\ps2_ascii.bsf
...............\ps2_ascii.v
...............\ps2_ascii.v.bak
...............\uart_tx.bsf
...............\uart_tx.v
...............\uart_tx.v.bak
...............\incremental_db\compiled_partitions
...............\db
...............\incremental_db
PS2UART_verilog
    

CodeBus www.codebus.net