Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ps2 Download
 Description: SP2 port FPGA-implementation of the value of the keyboard scan is displayed on the digital
 Downloaders recently: [More information of uploader qdxiaoliu]
 To Search:
  • [UART] - UART FPGA-based design process, the prog
  • [Sidge] - Serial to Ethernet-based multi-FPGA Desi
File list (Check if you may need any files):
demo8-ps2\change.v
.........\change.v.bak
.........\db\add_sub_lkc.tdf
.........\..\add_sub_mkc.tdf
.........\..\altsyncram_a5v.tdf
.........\..\alt_u_div_ove.tdf
.........\..\lpm_divide_1dm.tdf
.........\..\prev_cmp_ps2_1.asm.qmsg
.........\..\prev_cmp_ps2_1.fit.qmsg
.........\..\prev_cmp_ps2_1.map.qmsg
.........\..\prev_cmp_ps2_1.qmsg
.........\..\prev_cmp_ps2_1.sim.qmsg
.........\..\prev_cmp_ps2_1.tan.qmsg
.........\..\ps2_1.asm.qmsg
.........\..\ps2_1.asm_labs.ddb
.........\..\ps2_1.cbx.xml
.........\..\ps2_1.cmp.bpm
.........\..\ps2_1.cmp.cdb
.........\..\ps2_1.cmp.ecobp
.........\..\ps2_1.cmp.hdb
.........\..\ps2_1.cmp.logdb
.........\..\ps2_1.cmp.rdb
.........\..\ps2_1.cmp.tdb
.........\..\ps2_1.cmp0.ddb
.........\..\ps2_1.cmp2.ddb
.........\..\ps2_1.db_info
.........\..\ps2_1.eco.cdb
.........\..\ps2_1.eds_overflow
.........\..\ps2_1.fit.qmsg
.........\..\ps2_1.fnsim.hdb
.........\..\ps2_1.fnsim.qmsg
.........\..\ps2_1.hier_info
.........\..\ps2_1.hif
.........\..\ps2_1.map.bpm
.........\..\ps2_1.map.cdb
.........\..\ps2_1.map.ecobp
.........\..\ps2_1.map.hdb
.........\..\ps2_1.map.logdb
.........\..\ps2_1.map.qmsg
.........\..\ps2_1.map_bb.cdb
.........\..\ps2_1.map_bb.hdb
.........\..\ps2_1.map_bb.hdbx
.........\..\ps2_1.map_bb.logdb
.........\..\ps2_1.pre_map.cdb
.........\..\ps2_1.pre_map.hdb
.........\..\ps2_1.psp
.........\..\ps2_1.root_partition.cmp.atm
.........\..\ps2_1.root_partition.cmp.dfp
.........\..\ps2_1.root_partition.cmp.hdbx
.........\..\ps2_1.root_partition.cmp.logdb
.........\..\ps2_1.root_partition.cmp.rcf
.........\..\ps2_1.root_partition.map.atm
.........\..\ps2_1.root_partition.map.hdbx
.........\..\ps2_1.root_partition.map.info
.........\..\ps2_1.rtlv.hdb
.........\..\ps2_1.rtlv_sg.cdb
.........\..\ps2_1.rtlv_sg_swap.cdb
.........\..\ps2_1.sgdiff.cdb
.........\..\ps2_1.sgdiff.hdb
.........\..\ps2_1.signalprobe.cdb
.........\..\ps2_1.sim.cvwf
.........\..\ps2_1.sim.hdb
.........\..\ps2_1.sim.qmsg
.........\..\ps2_1.sim.rdb
.........\..\ps2_1.simfam
.........\..\ps2_1.sld_design_entry.sci
.........\..\ps2_1.sld_design_entry_dsc.sci
.........\..\ps2_1.syn_hier_info
.........\..\ps2_1.tan.qmsg
.........\..\ps2_1.tis_db_list.ddb
.........\..\ps2_10.rtl.mif
.........\..\sign_div_unsign_bkh.tdf
.........\..\wed.wsf
.........\ps2_1.asm.rpt
.........\ps2_1.done
.........\ps2_1.dpf
.........\ps2_1.fit.rpt
.........\ps2_1.fit.smsg
.........\ps2_1.fit.summary
.........\ps2_1.flow.rpt
.........\ps2_1.map.rpt
.........\ps2_1.map.smsg
.........\ps2_1.map.summary
.........\ps2_1.pin
.........\ps2_1.pof
.........\ps2_1.qpf
.........\ps2_1.qsf
.........\ps2_1.qws
.........\ps2_1.sim.rpt
.........\ps2_1.sof
.........\ps2_1.tan.rpt
.........\ps2_1.tan.summary
.........\ps2_1.v
.........\ps2_1.v.bak
.........\ps2_1.vwf
.........\db
demo8-ps2
    

CodeBus www.codebus.net