Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: source Download
 Description: The source is based on the SDRAM VERILOG development and implementation and to achieve refresh, precharge, a burst length of 8 bytes and other functions have been verified, the available
 Downloaders recently: [More information of uploader zhaoq2007]
 To Search:
File list (Check if you may need any files):
source\para.v
......\pll.v
......\sdram_cmd.v
......\sdram_ctrl_top.v
......\sdram_ctrl_top_test.v
......\sdram_data_path.v
......\sdram_state_ctrl.v
......\sys_clk_ctrl.v
source
    

CodeBus www.codebus.net