Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: eeprom Download
 Description: VERILOG the actual routine, ideal for beginners to learn
 Downloaders recently: [More information of uploader 863181853]
  • [IIC-EEPROM] - Using Verilog realize the IIC interface
  • [1602] - verilog HDL languages complete works, th
  • [eeprom_i2c.tar] - I2C EEPROM verilog simulation model
File list (Check if you may need any files):
eeprom\cmp_state.ini
......\db\eeprom.asm.qmsg
......\..\eeprom.cbx.xml
......\..\eeprom.cmp.cdb
......\..\eeprom.cmp.hdb
......\..\eeprom.cmp.rdb
......\..\eeprom.cmp.tdb
......\..\eeprom.cmp0.ddb
......\..\eeprom.db_info
......\..\eeprom.eco.cdb
......\..\eeprom.eds_overflow
......\..\eeprom.fit.qmsg
......\..\eeprom.fnsim.cdb
......\..\eeprom.fnsim.hdb
......\..\eeprom.hier_info
......\..\eeprom.hif
......\..\eeprom.map.cdb
......\..\eeprom.map.hdb
......\..\eeprom.map.qmsg
......\..\eeprom.pre_map.cdb
......\..\eeprom.pre_map.hdb
......\..\eeprom.psp
......\..\eeprom.rtlv.hdb
......\..\eeprom.rtlv_sg.cdb
......\..\eeprom.rtlv_sg_swap.cdb
......\..\eeprom.sgdiff.cdb
......\..\eeprom.sgdiff.hdb
......\..\eeprom.sim.hdb
......\..\eeprom.sim.qmsg
......\..\eeprom.sim.rdb
......\..\eeprom.sim.vwf
......\..\eeprom.sld_design_entry.sci
......\..\eeprom.sld_design_entry_dsc.sci
......\..\eeprom.smp_dump.txt
......\..\eeprom.syn_hier_info
......\..\eeprom.tan.qmsg
......\..\eeprom_cmp.qrpt
......\..\eeprom_sim.qrpt
......\eeprom.asm.rpt
......\eeprom.done
......\eeprom.fit.eqn
......\eeprom.fit.rpt
......\eeprom.fit.summary
......\eeprom.flow.rpt
......\eeprom.map.eqn
......\eeprom.map.rpt
......\eeprom.map.summary
......\eeprom.pin
......\eeprom.pof
......\eeprom.qpf
......\eeprom.qsf
......\eeprom.qws
......\eeprom.sim.rpt
......\eeprom.sof
......\eeprom.tan.rpt
......\eeprom.tan.summary
......\eeprom.v
......\eeprom.vwf
......\db
eeprom
    

CodeBus www.codebus.net