Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LIP1251CORE_pll Download
 Description: Digital PLL Verilog module
 Downloaders recently: [More information of uploader joneychen12]
 To Search:
File list (Check if you may need any files):
PLL\hst_dpll.v
...\PLL.ise
...\PLL.ise_ISE_Backup
...\Project.dhp
...\__ISE_repository_PLL.ise_.lock
..._1\.untf
.....\automake.log
.....\dpll.cmd_log
.....\dpll.lso
.....\dpll.prj
.....\dpll.syr
.....\dpll_summary.html
.....\dpll_vhdl.prj
.....\hst_dpll.v
.....\nrzi2nrz.bld
.....\nrzi2nrz.cel
.....\nrzi2nrz.cmd_log
.....\nrzi2nrz.lso
.....\nrzi2nrz.ngc
.....\nrzi2nrz.ngd
.....\nrzi2nrz.ngr
.....\nrzi2nrz.prj
.....\nrzi2nrz.stx
.....\nrzi2nrz.syr
.....\nrzi2nrz.ucf
.....\nrzi2nrz_summary.html
.....\nrzi2nrz_vhdl.prj
.....\ph_detect.cmd_log
.....\ph_detect.lso
.....\ph_detect.prj
.....\ph_detect.syr
.....\ph_detect_summary.html
.....\ph_detect_vhdl.prj
.....\PLL_1.dhp
.....\PLL_1.ise
.....\PLL_1.ise_ISE_Backup
.....\Project.dhp
.....\pulse_puller.bld
.....\pulse_puller.cel
.....\pulse_puller.cmd_log
.....\pulse_puller.lso
.....\pulse_puller.ngc
.....\pulse_puller.ngd
.....\pulse_puller.ngr
.....\pulse_puller.prj
.....\pulse_puller.stx
.....\pulse_puller.syr
.....\pulse_puller.ucf
.....\pulse_puller_summary.html
.....\pulse_puller_vhdl.prj
.....\__projnav.log
.....\.........\dpll.xst
.....\.........\ednTOngd_tcl.rsp
.....\.........\nrzi2nrz.xst
.....\.........\parentCreateTimingConstraintsApp_tcl.rsp
.....\.........\ph_detect.xst
.....\.........\PLL_1.gfl
.....\.........\PLL_1_flowplus.gfl
.....\.........\pulse_puller.xst
.....\.........\runXst_tcl.rsp
.....\.........\sumrpt_tcl.rsp
.....\.ngo\netlist.lst
.....\xst\work\hdllib.ref
.....\...\....\vlg67\clk__switch.bin
.....\...\....\...4F\nrzi2nrz.bin
.....\...\....\....C\dpll.bin
.....\...\....\.....\pulse__puller.bin
.....\...\....\...3C\ph__detect.bin
work\_info
....\pulse_puller\verilog.psm
....\............\_primary.dat
....\............\_primary.vhd
....\.h_detect\verilog.psm
....\.........\_primary.dat
....\.........\_primary.vhd
....\nrzi2nrz\verilog.psm
....\........\_primary.dat
....\........\_primary.vhd
....\dpll\verilog.psm
....\....\_primary.dat
....\....\_primary.vhd
....\clk_switch\verilog.psm
....\..........\_primary.dat
....\..........\_primary.vhd
clk_switch.v
dpll.v
hst_dpll.v
hst_dpll.v.bak
nrzi2nrz.v
ph_detect.v
pulse_puller.v
transcript
PLL_1\xst\dump.xst\pulse_puller.prj\ngx\opt
.....\...\........\................\...\notopt
.....\...\........\.h_detect.prj\ngx\opt
.....\...\........\.............\...\notopt
.....\...\........\nrzi2nrz.prj\ngx\opt
.....\...\........\............\...\notopt
.....\...\........\dpll.prj\ngx\opt
.....\...\........\........\...\notopt
    

CodeBus www.codebus.net