Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CLOCK-ON-ALTERA-DEV-NOARD-RONTEX Download
 Description: These are all the project files and source codes of a digital clock designed on the ALTERA dev. board using Quartus II in verilogHDL when I was taking the electronics design course. The basic functions are realized here and more details are explained in the attached experiment report. If there are any problems with the codes or debugging, please contact me at zhouyicheng1990@126.com. Develop Board: Altera Cyclone II EP2C35F672C6 Software: Quartus II Language: verilogHDL
 To Search:
File list (Check if you may need any files):
CLOCK ON ALTERA DEV NOARD-RONTEX\zhou[01c60][0616]\ActState.bsf
................................\.................\ActState.v
................................\.................\Alarm.bsf
................................\.................\Alarm.v
................................\.................\AlarmState.bsf
................................\.................\AlarmState.v
................................\.................\AlarmState.v.bak
................................\.................\clock.asm.rpt
................................\.................\clock.bdf
................................\.................\clock.cdf
................................\.................\clock.done
................................\.................\clock.dpf
................................\.................\clock.fit.rpt
................................\.................\clock.fit.smsg
................................\.................\clock.fit.summary
................................\.................\clock.flow.rpt
................................\.................\clock.map.rpt
................................\.................\clock.map.smsg
................................\.................\clock.map.summary
................................\.................\clock.pin
................................\.................\clock.pof
................................\.................\clock.qpf
................................\.................\clock.qsf
................................\.................\clock.qws
................................\.................\clock.sof
................................\.................\clock.tan.rpt
................................\.................\clock.tan.summary
................................\.................\ClockMainCntrl.bsf
................................\.................\ClockMainCntrl.v
................................\.................\ClockMainCntrl.v.bak
................................\.................\Counter10.bsf
................................\.................\Counter10.v
................................\.................\Counter24.bsf
................................\.................\Counter24.v
................................\.................\Counter24.v.bak
................................\.................\Counter6.bsf
................................\.................\Counter6.v
................................\.................\Counter60.bsf
................................\.................\Counter60.v
................................\.................\Counter60.v.bak
................................\.................\db\clock.asm.qmsg
................................\.................\..\clock.asm_labs.ddb
................................\.................\..\clock.cbx.xml
................................\.................\..\clock.cmp.bpm
................................\.................\..\clock.cmp.cdb
................................\.................\..\clock.cmp.ecobp
................................\.................\..\clock.cmp.hdb
................................\.................\..\clock.cmp.logdb
................................\.................\..\clock.cmp.rdb
................................\.................\..\clock.cmp.tdb
................................\.................\..\clock.cmp0.ddb
................................\.................\..\clock.cmp_bb.cdb
................................\.................\..\clock.cmp_bb.hdb
................................\.................\..\clock.cmp_bb.logdb
................................\.................\..\clock.cmp_bb.rcf
................................\.................\..\clock.dbp
................................\.................\..\clock.db_info
................................\.................\..\clock.eco.cdb
................................\.................\..\clock.fit.qmsg
................................\.................\..\clock.hier_info
................................\.................\..\clock.hif
................................\.................\..\clock.map.bpm
......

CodeBus www.codebus.net