Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart16550 Download
 Description: Implementation of the UART 16550 model with verilog langugue
File list (Check if you may need any files):
uart16550
.........\raminfr.v
.........\timescale.v
.........\uart_debug_if.v
.........\uart_defines.v
.........\uart_receiver.v
.........\uart_regs.v
.........\uart_rfifo.v
.........\uart_sync_flops.v
.........\uart_tfifo.v
.........\uart_top.v
.........\uart_transmitter.v
.........\uart_wb.v
    

CodeBus www.codebus.net