Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: p_s Download
 Description: Series with the Verilog HDL language and converted, and through functional simulation Quartus Ⅱ
 Downloaders recently: [More information of uploader coat19981218]
 To Search:
  • [S2P_xapp194] - VHDL, verilog Series and conversion comp
  • [readme_vhd] - SERDES VHDL source code, you can achieve
  • [comport] - Interface program of preparation, string
  • [max197] - use verilog write the state machine whic
  • [change] - Synchronous series and the conversion pr
File list (Check if you may need any files):
串并\db\add_sub_4rh.tdf
....\..\prev_cmp_p_s.asm.qmsg
....\..\prev_cmp_p_s.fit.qmsg
....\..\prev_cmp_p_s.map.qmsg
....\..\prev_cmp_p_s.qmsg
....\..\prev_cmp_p_s.sim.qmsg
....\..\prev_cmp_p_s.tan.qmsg
....\..\p_s.asm.qmsg
....\..\p_s.cbx.xml
....\..\p_s.cmp.bpm
....\..\p_s.cmp.cdb
....\..\p_s.cmp.ecobp
....\..\p_s.cmp.hdb
....\..\p_s.cmp.kpt
....\..\p_s.cmp.logdb
....\..\p_s.cmp.rdb
....\..\p_s.cmp.tdb
....\..\p_s.cmp0.ddb
....\..\p_s.cmp_merge.kpt
....\..\p_s.db_info
....\..\p_s.eco.cdb
....\..\p_s.eds_overflow
....\..\p_s.fit.qmsg
....\..\p_s.fnsim.hdb
....\..\p_s.fnsim.qmsg
....\..\p_s.hier_info
....\..\p_s.hif
....\..\p_s.lpc.html
....\..\p_s.lpc.rdb
....\..\p_s.lpc.txt
....\..\p_s.map.bpm
....\..\p_s.map.cdb
....\..\p_s.map.ecobp
....\..\p_s.map.hdb
....\..\p_s.map.kpt
....\..\p_s.map.logdb
....\..\p_s.map.qmsg
....\..\p_s.map_bb.cdb
....\..\p_s.map_bb.hdb
....\..\p_s.map_bb.logdb
....\..\p_s.pre_map.cdb
....\..\p_s.pre_map.hdb
....\..\p_s.rtlv.hdb
....\..\p_s.rtlv_sg.cdb
....\..\p_s.rtlv_sg_swap.cdb
....\..\p_s.sgdiff.cdb
....\..\p_s.sgdiff.hdb
....\..\p_s.sim.hdb
....\..\p_s.sim.qmsg
....\..\p_s.sim.rdb
....\..\p_s.simfam
....\..\p_s.sim_ori.vwf
....\..\p_s.sld_design_entry.sci
....\..\p_s.sld_design_entry_dsc.sci
....\..\p_s.syn_hier_info
....\..\p_s.tan.qmsg
....\..\p_s.tis_db_list.ddb
....\..\p_s.tmw_info
....\..\p_s_global_asgn_op.abo
....\..\wed.wsf
....\incremental_db\compiled_partitions\p_s.root_partition.cmp.atm
....\..............\...................\p_s.root_partition.cmp.dfp
....\..............\...................\p_s.root_partition.cmp.hdbx
....\..............\...................\p_s.root_partition.cmp.kpt
....\..............\...................\p_s.root_partition.cmp.logdb
....\..............\...................\p_s.root_partition.cmp.rcf
....\..............\...................\p_s.root_partition.map.atm
....\..............\...................\p_s.root_partition.map.dpi
....\..............\...................\p_s.root_partition.map.hdbx
....\..............\...................\p_s.root_partition.map.kpt
....\..............\README
....\p_s.asm.rpt
....\p_s.bsf
....\p_s.done
....\p_s.fit.rpt
....\p_s.fit.smsg
....\p_s.fit.summary
....\p_s.flow.rpt
....\p_s.map.rpt
....\p_s.map.summary
....\p_s.pin
....\p_s.pof
....\p_s.qpf
....\p_s.qsf
....\p_s.qws
....\p_s.sim.rpt
....\p_s.sof
....\p_s.tan.rpt
....\p_s.tan.summary
....\p_s.v
....\p_s.v.bak
....\p_s.vwf
....\incremental_db\compiled_partitions
....\db
....\incremental_db
串并
    

CodeBus www.codebus.net