i2c\bench\verilog\i2c_slave_model.v
...\.....\.......\spi_slave_model.v
...\.....\.......\tst_bench_top.v
...\.....\.......\wb_master_model.v
...\.....\.......\CVS\Entries
...\.....\.......\...\Repository
...\.....\.......\...\Root
...\.....\.......\transcript
...\doc\i2c_specs.pdf
...\...\src\I2C_specs.doc
...\rtl\verilog\i2c_master_bit_ctrl.v
...\...\.......\i2c_master_byte_ctrl.v
...\...\.......\i2c_master_defines.v
...\...\.......\i2c_master_top.v
...\...\.......\timescale.v
...\...\.......\transcript
...\...\.......\i2c\i2c.restore
...\...\.......\...\i2c.ise
...\...\.......\...\i2c_ise9migration.zip
...\...\.......\...\i2c.ise_ISE_Backup
...\...\.......\...\i2c_master_bit_ctrl_summary.html
...\...\.......\...\i2c_master_byte_ctrl_summary.html
...\...\.......\...\i2c_master_top_summary.html
...\...\.hdl\I2C.VHD
...\...\....\i2c_master_bit_ctrl.vhd
...\...\....\i2c_master_byte_ctrl.vhd
...\...\....\i2c_master_top.vhd
...\...\....\readme
...\...\....\tst_ds1621.vhd
...\software\include\oc_i2c_master.h
...\rtl\verilog\i2c\templates
...\...\.......\...\_xmsgs
...\bench\verilog\CVS
...\rtl\verilog\i2c
...\bench\verilog
...\doc\src
...\rtl\verilog
...\...\vhdl
...\software\include
...\bench
...\doc
...\rtl
...\software
i2c