Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: caiheng Download
 Description: Using Verilog to achieve 32-bit floating point multiplication, and has been verified.
 Downloaders recently: [More information of uploader cai19871225]
 To Search:
  • [fixsqrt] - sentinel prescribing procedures. Prescri
  • [cf_fp_mul] - A floating-point multiplier is used to d
  • [floatmul] - Verilog design language used to achieve
  • [VHDL] - VHDL in FPGA to achieve floating-point o
  • [mul(FLP)] - A 32-bit floating-point multipliers, can
File list (Check if you may need any files):
ip_.v
    

CodeBus www.codebus.net