Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: miller Download
 Description: The whole system is divided into two modules: detection module and decoding module. Detection module of the completion of the serial sequence determine from the input A, B or C signal and the output pulse signs were pulse train Signal_A, Signal_B and Signal_C the same time, when the detection of either signal, BIT_EN_temp output a high pulse. Decoding module detection module according to the three flag pulses output 0/1 decoder, the output end of the Miller encoded data DOUT the same time, the output DATA_EN and BIT_EN two signs and signals.
 Downloaders recently: [More information of uploader aaa8780]
 To Search:
  • [mile] - For wireless RFID code decoding circuit
  • [2009072304] - A simple and practical code and Miller M
File list (Check if you may need any files):
源代码\decode.v
......\decode_tb.v
......\miller_decode.v
......\miller_decode_tb.v
......\Signal_detect.v
......\Signal_detect_tb2.v
源代码
    

CodeBus www.codebus.net