Description: This procedure generated Verilog for the GPS satellite navigation signals C/A code, the input signal with the clock, clock enable, reset, given the satellite number, the output generated C/A code. This procedure carried out in the code optimization, take up fewer resources.
- [2400verilog] - I have just completed development enviro
- [PcodeGeneration] - ModelSim or other support in the languag
- [CAcode] - CA Code of FPGA implementation, verilog
- [GPS] - Fpga implementation based on the gps. Co
- [lcdcontrol_verilog] - the implemation of LCD control
- [6416bootloader] - This is the TMS320C6416 the bootloader s
- [GPS] - Gps system prepared with verilog modem,
File list (Check if you may need any files):
ca_gen.v
Download