Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: quaddecoder_verilog_ise11.2_used_09042010 Download
 Description: Two simple Quadrature decoder and Counter build in a XILINX XC9536 CPLD. This Core is coded in Verilog and contains the compete Project file and the fitted quad.jed File. The Pinout is descripted in the Constrained file quad.ucf. To use them, you need teh XC9536 and a clock source that s 4 times faster than the fastes signal that the incremental encoder can creates. IThe clock source frequency is uncritical. For manuel rotated incremental encoder like radio VFO oder other tuning knob, a simple TTL oscillator with about 1Mhz (i use 1.8432Mhz and tested 32768Khz) works brilliant. For very fast decoding, this core is not good enought because there are no Filter FlipFlops are programmed to suppress noises on the Channel A/B Lines.
 Downloaders recently: [More information of uploader world01]
File list (Check if you may need any files):
quaddecoder_verilog_ise11.2_used_09042010\main.v
.........................................\quad.ipf
.........................................\quad.jed.ok
.........................................\quad.rar
.........................................\quad.ucf
.........................................\quaddecoder_verilog_ise11.2.gise
.........................................\quaddecoder_verilog_ise11.2.ise
.........................................\quaddecoder_verilog_ise11.2.xise
.........................................\..........................._xdb\tmp\ise\version
.........................................\...............................\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
.........................................\...............................\...\...\............\..................\.........\HDProject_StrTbl
.........................................\...............................\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
.........................................\...............................\...\...\............\.........\.......\RunOnce_tcl_StrTbl
.........................................\...............................\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main
.........................................\...............................\...\...\............\................\................\dpm_project_main_StrTbl
.........................................\...............................\...\...\............\................Gui\CViewSelector
.........................................\...............................\...\...\............\...................\CViewSelector_StrTbl
.........................................\...............................\...\...\............\...................\File-SynthesisOnly
.........................................\...............................\...\...\............\...................\File-SynthesisOnly_StrTbl
.........................................\...............................\...\...\............\...................\Library-SynthesisOnly
.........................................\...............................\...\...\............\...................\Library-SynthesisOnly_StrTbl
.........................................\...............................\...\...\............\...................\Process-BehavioralSim-
.........................................\...............................\...\...\............\...................\Process-BehavioralSim-_StrTbl
.........................................\...............................\...\...\............\...................\Process-SynthesisOnly-
.........................................\...............................\...\...\............\...................\Process-SynthesisOnly-DESUT_UCF
.........................................\...............................\...\...\............\...................\Process-SynthesisOnly-DESUT_UCF_StrTbl
.........................................\...............................\...\...\............\...................\Process-SynthesisOnly-DESUT_VERILOG
.........................................\...............................\...\...\............\...................\Process-SynthesisOnly-DESUT_VERILOG_StrTbl
.........................................\...............................\...\...\............\...................\Process-SynthesisOnly-_StrTbl
.........................................\...............................\...\...\............\...................\Source-BehavioralSim-AutoCompile
.........................................\...............................\...\...\............\...................\Source-BehavioralSim-AutoCompile_StrTbl
.........................................\...............................\...\...\............\...................\Source-SynthesisOnly-AutoCompile
.........................................\...............................\...\...\............\...................\Source-SynthesisOnly-AutoCompile_StrTbl
.........................................\...............................\...\...\..........

CodeBus www.codebus.net