Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ad9958 Download
 Description: AD9958 is a new chip with much more greater function.It is very suitable in signal processing. It can generate kinds of signal format such as standord signal and lfm signal.
 Downloaders recently: [More information of uploader xujingwei1987]
  • [NandFlash_NorFlash] - Nand Flash and the distinction Nor Flash
  • [DE2_TV] - DE2 development board TV receivers Veril
  • [AD9958] - AD9858: frequency from 1M ~ 120M output
  • [LFM_radar] - Can clear analysis of linear FM signal s
  • [vhdl] - Serial port with a very good realization
  • [AD9958] - AD based on the company AD AD9958 high-s
  • [i2c] - FPGA implementation of the I2C bus, the
  • [lfmchirp] - simulate LFM for radar, results are also
  • [MV86S02] - Based MV86S02 system development, includ
  • [ddsfinal1] - verilog language dds code,modelsim debug
File list (Check if you may need any files):
ad9958\dds_ctrl_test\addr_ad.bsf
......\.............\addr_ad.cmp
......\.............\addr_ad.qip
......\.............\addr_ad.v
......\.............\addr_ad_bb.v
......\.............\Block1.bdf
......\.............\db\add_sub_1rh.tdf
......\.............\..\add_sub_4rh.tdf
......\.............\..\add_sub_5rh.tdf
......\.............\..\add_sub_6rh.tdf
......\.............\..\add_sub_7rh.tdf
......\.............\..\add_sub_hsh.tdf
......\.............\..\add_sub_ish.tdf
......\.............\..\add_sub_jsh.tdf
......\.............\..\add_sub_ksh.tdf
......\.............\..\altsyncram_0to3.tdf
......\.............\..\altsyncram_20p3.tdf
......\.............\..\altsyncram_ivo3.tdf
......\.............\..\altsyncram_mvo3.tdf
......\.............\..\altsyncram_ojm3.tdf
......\.............\..\altsyncram_oso3.tdf
......\.............\..\altsyncram_qso3.tdf
......\.............\..\altsyncram_uvo3.tdf
......\.............\..\cmpr_j4c.tdf
......\.............\..\cmpr_l4c.tdf
......\.............\..\cmpr_m4c.tdf
......\.............\..\cmpr_n4c.tdf
......\.............\..\cmpr_o4c.tdf
......\.............\..\cntr_4ti.tdf
......\.............\..\cntr_64i.tdf
......\.............\..\cntr_84i.tdf
......\.............\..\cntr_94i.tdf
......\.............\..\cntr_a4i.tdf
......\.............\..\cntr_c4i.tdf
......\.............\..\cntr_cti.tdf
......\.............\..\cntr_f4i.tdf
......\.............\..\cntr_iti.tdf
......\.............\..\cntr_m2i.tdf
......\.............\..\cntr_o2i.tdf
......\.............\..\cntr_r2i.tdf
......\.............\..\cntr_umi.tdf
......\.............\..\dds_ctrl_test.asm.qmsg
......\.............\..\dds_ctrl_test.cbx.xml
......\.............\..\dds_ctrl_test.cmp.bpm
......\.............\..\dds_ctrl_test.cmp.cdb
......\.............\..\dds_ctrl_test.cmp.ecobp
......\.............\..\dds_ctrl_test.cmp.hdb
......\.............\..\dds_ctrl_test.cmp.kpt
......\.............\..\dds_ctrl_test.cmp.logdb
......\.............\..\dds_ctrl_test.cmp.rdb
......\.............\..\dds_ctrl_test.cmp.tdb
......\.............\..\dds_ctrl_test.cmp0.ddb
......\.............\..\dds_ctrl_test.cmp_merge.kpt
......\.............\..\dds_ctrl_test.db_info
......\.............\..\dds_ctrl_test.eco.cdb
......\.............\..\dds_ctrl_test.eds_overflow
......\.............\..\dds_ctrl_test.fit.qmsg
......\.............\..\dds_ctrl_test.fnsim.hdb
......\.............\..\dds_ctrl_test.fnsim.qmsg
......\.............\..\dds_ctrl_test.hier_info
......\.............\..\dds_ctrl_test.hif
......\.............\..\dds_ctrl_test.map.bpm
......\.............\..\dds_ctrl_test.map.cdb
......\.............\..\dds_ctrl_test.map.ecobp
......\.............\..\dds_ctrl_test.map.hdb
......\.............\..\dds_ctrl_test.map.kpt
......\.............\..\dds_ctrl_test.map.logdb
......\.............\..\dds_ctrl_test.map.qmsg
......\.............\..\dds_ctrl_test.map_bb.cdb
......\.............\..\dds_ctrl_test.map_bb.hdb
......\.............\..\dds_ctrl_test.map_bb.hdbx
......\.............\..\dds_ctrl_test.map_bb.logdb
......\.............\..\dds_ctrl_test.pre_map.cdb
......\.............\..\dds_ctrl_test.pre_map.hdb
......\.............\..\dds_ctrl_test.psp
......\.............\..\dds_ctrl_test.rpp.qmsg
......\.............\..\dds_ctrl_test.rtlv.hdb
......\.............\..\dds_ctrl_test.rtlv_sg.cdb
......\.............\..\dds_ctrl_test.rtlv_sg_swap.cdb
......\.............\..\dds_ctrl_test.sgate.rvd
......\.............\..\dds_ctrl_test.sgate_sm.rvd
......\.............\..\dds_ctrl_test.sgdiff.cdb
......\.............\..\dds_ctrl_test.sgdiff.hdb
......\.............\..\dds_ctrl_test.sim.cvwf
......\.............\..\dds_ctrl_test.sim.hdb
......\.............\..\dds_ctrl_test.sim.qmsg
......\.............\..\dds_ctrl_test.sim.rdb
......\.............\..\dds_ctrl_test.simfam
......\.............\..\dds_ctrl_test.sld_design_entry.sci
......\.............\..\dds_ctrl_test.sld_design_entry_dsc.sci
......\.............\..\dds_ctrl_test.smp_dump.txt
......\.............\..\dds_ctrl_test.syn_hier_info
......\.............\..\dds_ctrl_test.tan.qmsg
......\.......

CodeBus www.codebus.net