Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: verilog_example Download
 Description: 9 verilog source code examples, including registers, state machines, with testbench
 Downloaders recently: [More information of uploader ww.tianshan]
 To Search:
File list (Check if you may need any files):
15-1  10d-counter\counter.v
.................\tcounter.v
7-8-3bitadder\Adder1Bit.v
.............\Adder3Bit.v
.............\test.vec
.............\testbench.v
....4bitadder\bit4_adder.v
.............\tb_bit4adder.v
....s2p\s2p.v
.......\testbenchs2p.v
....testbench\proced_reg.v
.............\test_proced_reg.v
13-1  Moore_FSM\Moore_State.v
...2  Mealy_FSM\Mealy_State.v
...3  10010_FSM\MEALY-FSM.v
...............\MOORE-FSM.v
...............\tb_fsm.v
15-1  10d-counter
7-8-3bitadder
7-8-4bitadder
7-8-s2p
7-8-testbench
13-1  Moore_FSM
13-2  Mealy_FSM
13-3  10010_FSM
    

CodeBus www.codebus.net