Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dianziqin Download
 Description: Procedures for the preparation of the flower with the VERILOG top of a graphical modular connection clear thinking.
 Downloaders recently: [More information of uploader jaylondong]
 To Search:
  • [dzqfinal] - Vhdl source code based on the organ, the
  • [dianziqin] - The source explained the keyboard design
File list (Check if you may need any files):
dianziqin\anjian.bsf
.........\anjian.v
.........\anjian.v.bak
.........\cnt_2m.bsf
.........\cnt_2m.v
.........\cnt_2m_bb.v
.........\cnt_2m_wave0.jpg
.........\cnt_2m_wave1.jpg
.........\cnt_2m_waveforms.html
.........\cnt_8b.bsf
.........\cnt_8b.v
.........\cnt_8b_bb.v
.........\cnt_8b_wave0.jpg
.........\cnt_8b_waveforms.html
.........\comp.bsf
.........\comp.v
.........\comp_bb.v
.........\comp_wave0.jpg
.........\comp_waveforms.html
.........\count_2.bsf
.........\count_2.v
.........\count_2_bb.v
.........\count_2_wave0.jpg
.........\count_2_wave1.jpg
.........\count_2_waveforms.html
.........\db\cmpr_64g.tdf
.........\..\cmpr_h5g.tdf
.........\..\cntr_80j.tdf
.........\..\cntr_9mh.tdf
.........\..\cntr_kaj.tdf
.........\..\cntr_l3j.tdf
.........\..\dianziqin.asm.qmsg
.........\..\dianziqin.asm_labs.ddb
.........\..\dianziqin.cbx.xml
.........\..\dianziqin.cmp.cdb
.........\..\dianziqin.cmp.hdb
.........\..\dianziqin.cmp.logdb
.........\..\dianziqin.cmp.rdb
.........\..\dianziqin.cmp.tdb
.........\..\dianziqin.cmp0.ddb
.........\..\dianziqin.dbp
.........\..\dianziqin.db_info
.........\..\dianziqin.eco.cdb
.........\..\dianziqin.fit.qmsg
.........\..\dianziqin.hier_info
.........\..\dianziqin.hif
.........\..\dianziqin.map.cdb
.........\..\dianziqin.map.hdb
.........\..\dianziqin.map.logdb
.........\..\dianziqin.map.qmsg
.........\..\dianziqin.pre_map.cdb
.........\..\dianziqin.pre_map.hdb
.........\..\dianziqin.psp
.........\..\dianziqin.pss
.........\..\dianziqin.rtlv.hdb
.........\..\dianziqin.rtlv_sg.cdb
.........\..\dianziqin.rtlv_sg_swap.cdb
.........\..\dianziqin.sgdiff.cdb
.........\..\dianziqin.sgdiff.hdb
.........\..\dianziqin.signalprobe.cdb
.........\..\dianziqin.sld_design_entry.sci
.........\..\dianziqin.sld_design_entry_dsc.sci
.........\..\dianziqin.syn_hier_info
.........\..\dianziqin.tan.qmsg
.........\..\dianziqin.tis_db_list.ddb
.........\..\prev_cmp_dianziqin.asm.qmsg
.........\..\prev_cmp_dianziqin.fit.qmsg
.........\..\prev_cmp_dianziqin.map.qmsg
.........\..\prev_cmp_dianziqin.qmsg
.........\..\prev_cmp_dianziqin.tan.qmsg
.........\dianziqin.asm.rpt
.........\dianziqin.cdf
.........\dianziqin.done
.........\dianziqin.dpf
.........\dianziqin.fit.rpt
.........\dianziqin.fit.smsg
.........\dianziqin.fit.summary
.........\dianziqin.flow.rpt
.........\dianziqin.map.rpt
.........\dianziqin.map.smsg
.........\dianziqin.map.summary
.........\dianziqin.pin
.........\dianziqin.pof
.........\dianziqin.qpf
.........\dianziqin.qsf
.........\dianziqin.qws
.........\dianziqin.tan.rpt
.........\dianziqin.tan.summary
.........\EPM240T144C5.tcl
.........\EPM240T144C5.tcl.bak
.........\fenpin.bdf
.........\fenpin.bsf
.........\osc1.bsf
.........\osc1.v
.........\osc1_bb.v
.........\top.bdf
.........\db
dianziqin
    

CodeBus www.codebus.net