Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: hdbn_latest.tar Download
 Description: This “core” is actually two cores – an HDB3/HDB2/B3ZS Encoder that converts NRZ data into P and N pulses according to ITU-T G.703, and a HDB3/HDB2/B3ZS Decoder that converts P and N pulses into NRZ data according to ITU-T G.703.
 Downloaders recently: [More information of uploader aikyavarma]
  • [hdb3_verilog] - modelsim works with verilog realized HDB
  • [HiMom] - about G.703 s document
  • [BFL_Encode] - The width of the parallel-bit width inpu
  • [hdb3] - This is a very wide of the HDB3 decoding
  • [nrzi] - NRZ inverted encoder & decoder for Quart
  • [NRZ_2_Manchester_Mealy] - this example exchanges the NRZ code to t
  • [234234234] - the design of E1 ethernet based on emmbe
File list (Check if you may need any files):
09022071hdbn_latest.tar
    

CodeBus www.codebus.net