Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: post_norm_mul Download
 Description: 32-bit floating point pipeline multiplier on IEEE754 standard
 Downloaders recently: [More information of uploader fcstom2009]
 To Search: pipeline
  • [loongson] - Godson 2E processor user manual CAS Inst
  • [Godson1] - Godson manual data on the 1st! Definitiv
  • [1] - Efficient structure of multi-input float
  • [multiply] - Easy to use floating-point multiplier, t
  • [mul(FLP)] - A 32-bit floating-point multipliers, can
  • [waterline_adder] - This is a Verilog prepared with four pip
  • [floating_multi] - Floating point multiplier
  • [Floating-Point-Adder] - Floating point adder design IP core vhd.
File list (Check if you may need any files): 
post_norm_mul.vhd

CodeBus www.codebus.net