Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: trigger Download
 Description: D flip-flop and JK flip-flop, use emacs to prepare source file, iverilog simulation adopted, within the simulation images png screenshots
 Downloaders recently: [More information of uploader e1212dison]
 To Search: JK trigger
File list (Check if you may need any files): 
trigger
.......\jk_trigger.v
.......\jk_trigger.vcd
.......\jk_trigger.v~
.......\d_trigger.v
.......\d_trigger.vcd
.......\jk_trigger.vvp
.......\d_trigger.v~
.......\d_trigger.vvp

CodeBus www.codebus.net