Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: SPI_Wishbone_Controller Download
 Description: FPGA SPI bus under the Verilog hardware description language to achieve
 Downloaders recently: [More information of uploader dengsong1102]
 To Search: FPGA SPI spi fpga Verilog SPI spi fpga verilog
  • [canbus(FPGA).Rar] - FPGA-based bus design can use verilog la
  • [verilog] - This is the Verilog hardware description
  • [adapter] - Verilog will be used to achieve bit-stre
  • [Verilog_HDL] - Huawei Documents " basic Verilog Har
  • [AIC] - Use FPGA/CPLD to set up voice AD, DA con
  • [FPGA_SPI_FLASH] - Application Guide on the Spartan-3E seri
  • [1] - The realization VERILOG SPI simplest and
  • [fifo] - Synchronizing FIFO creates a 256x8 synch
  • [SPI8] - Interface control registers of a FPGA th
  • [dac] - DA-chip SPI protocol output control does
File list (Check if you may need any files): 
SPI Wishbone Controller\Docs\rd1044.pdf
.......................\....\RD1044_readme.txt
.......................\Project\XO\spi_wb.lpf
.......................\.......\..\SPI_wb.syn
.......................\.......\..\spi_wb_tb1_tf.udo
.......................\.......\..\spi_wb_tb1_tff.udo
.......................\.......\..\spi_wb_tb1_tfr.udo
.......................\Source\Spi_wb.v
.......................\......\Spi_wb_top.vhd
.......................\Testbench\Spi_wb_tb1.v
.......................\Project\XO
.......................\Docs
.......................\Project
.......................\Source
.......................\Testbench
SPI Wishbone Controller

CodeBus www.codebus.net