Description: verilog-third of the frequency divider is a FPGA design, very high frequency of use, one of the basic design, although most of the designs in the current widespread use of factory-integrated PLL chip resources, such as altera of the PLL, Xilinx' s DLL. to for the sub-clock frequency multiplier and phase shift.
- [div_3] - Verilog three dividers and documents con
- [adder_Xilinx_Spartan_3] - This is based on the Xilinx Spartan3 Add
- [PLL] - Phase-locked loop principle Matlab simul
- [uart(Verilog)] - UART asynchronous serial communication p
- [pll_verilog_code] - This is a period of pll verilog code, ye
- [ad_clk_pll] - phase-locked pll of fpga design, altera
- [CyclonePLL] - Cyclone ™ FPGA with a phase-locked
- [255] - All-digital PLL Verilog source code, thr
- [div_n] - verilog random duty cycle of 50 odd pari
- [verilog_PLL] - verilog to pll
File list (Check if you may need any files):
三分频.txt
Download