Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shift_reg Download
 Description: shift-reg
 Downloaders recently: [More information of uploader bxh5176]
 To Search:
  • [tongREG] - Barrel shift register for shift register
File list (Check if you may need any files):
移位寄存器实验例程及文档
........................\shift_reg
........................\.........\component
........................\.........\constraint
........................\.........\coreconsole
........................\.........\designer
........................\.........\........\impl1
........................\.........\........\.....\designer.log
........................\.........\........\.....\designer_gen_ba.log
........................\.........\........\.....\shift_reg.adb
........................\.........\........\.....\shift_reg.dtf
........................\.........\........\.....\.............\verify.log
........................\.........\........\.....\shift_reg.ide_des
........................\.........\........\.....\shift_reg.pdb
........................\.........\........\.....\shift_reg.pdb.depends
........................\.........\........\.....\shift_reg.tcl
........................\.........\........\.....\shift_reg_ba.sdf
........................\.........\........\.....\shift_reg_ba.sdf_max.csd
........................\.........\........\.....\shift_reg_ba.v
........................\.........\........\.....\shift_reg_fp
........................\.........\........\.....\............\$$FlashPro_FPBBALTLPT1.L$$
........................\.........\........\.....\............\projectData
........................\.........\........\.....\............\...........\shift_reg.pdb
........................\.........\........\.....\............\shift_reg.log
........................\.........\........\.....\............\shift_reg.pro
........................\.........\........\.....\simulation
........................\.........\........\.....\..........\postlayout
........................\.........\........\.....\..........\..........\shift_reg
........................\.........\........\.....\..........\..........\.........\verilog.psm
........................\.........\........\.....\..........\..........\.........\_primary.dat
........................\.........\........\.....\..........\..........\.........\_primary.dbs
........................\.........\........\.....\..........\..........\.........\_primary.vhd
........................\.........\........\.....\..........\..........\_info
........................\.........\........\.....\..........\..........\_temp
........................\.........\........\.....\..........\..........\_vmake
........................\.........\hdl
........................\.........\...\clk_div.v
........................\.........\...\shift_reg.v
........................\.........\phy_synthesis
........................\.........\shift_reg.prj
........................\.........\simulation
........................\.........\..........\modelsim.ini
........................\.........\..........\modelsim.log
........................\.........\..........\run.do
........................\.........\..........\vsim.wlf
........................\.........\smartgen
........................\.........\........\smartgen.aws
........................\.........\stimulus
........................\.........\synthesis
........................\.........\.........\.recordref
........................\.........\.........\backup
........................\.........\.........\......\shift_reg.srr
........................\.........\.........\coreip
........................\.........\.........\run_options.txt
........................\.........\.........\shift_reg.areasrr
........................\.........\.........\shift_reg.edn
........................\.........\.........\shift_reg.map
........................\.........\.........\shift_reg.pdc
........................\.........\.........\shift_reg.sdf
........................\.........\.........\shift_reg.so
........................\.........\.........\shift_reg.srd
........................\.........\.........\shift_reg.srm
........................\.........\.........\shift_reg.srr
........................\.........\.........\shift_reg.srs
........................\.........\.........\shift_reg.szr
........................\.........\.........\shift_reg.

CodeBus www.codebus.net