Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AD Download
 Description: Hardware language VHDL with the preparation of AD acquisition system, after a simulation result is correct
 Downloaders recently: [More information of uploader 王岩嵩]
 To Search: ad vhdl VHDL AD AD
  • [AD16MAIN] - AD976 driver source code
  • [adc] - Analog-to-Digital Converter, VHDL code
  • [ADC] - Verilog Programming with FPGA-based data
  • [FFT] - DSP digital signal processor FFT filteri
  • [SPI] - VHDL language used to write SPI, contain
  • [VHDLprogram] - Containing various types of registers, A
  • [EP1C3_12_5_RSV] - FPGA-based digital storage oscilloscope,
  • [BPSK_b] - System generator code for BPSK implement
  • [tlc549] - The realization of digital voltage meter
  • [ads7844] - ADS7844 AD converter chip VHDL controlle
File list (Check if you may need any files):
AD\AD.asm.rpt
..\AD.bdf
..\AD.cdf
..\AD.done
..\AD.dpf
..\AD.fit.rpt
..\AD.fit.smsg
..\AD.fit.summary
..\AD.flow.rpt
..\AD.map.rpt
..\AD.map.summary
..\AD.pin
..\AD.pof
..\AD.qpf
..\AD.qsf
..\AD.qws
..\AD.sof
..\AD.tan.rpt
..\AD.tan.summary
..\cj.bsf
..\cj.vhd
..\cnt.bsf
..\cnt.vhd
..\cnt1.bsf
..\cnt1.vhd
..\db\AD.asm.qmsg
..\..\AD.cbx.xml
..\..\AD.cmp.cdb
..\..\AD.cmp.hdb
..\..\AD.cmp.kpt
..\..\AD.cmp.logdb
..\..\AD.cmp.rdb
..\..\AD.cmp.tdb
..\..\AD.cmp0.ddb
..\..\AD.dbp
..\..\AD.db_info
..\..\AD.eco.cdb
..\..\AD.fit.qmsg
..\..\AD.hier_info
..\..\AD.hif
..\..\AD.map.cdb
..\..\AD.map.hdb
..\..\AD.map.logdb
..\..\AD.map.qmsg
..\..\AD.pre_map.cdb
..\..\AD.pre_map.hdb
..\..\AD.psp
..\..\AD.rtlv.hdb
..\..\AD.rtlv_sg.cdb
..\..\AD.rtlv_sg_swap.cdb
..\..\AD.sgdiff.cdb
..\..\AD.sgdiff.hdb
..\..\AD.signalprobe.cdb
..\..\AD.sld_design_entry.sci
..\..\AD.sld_design_entry_dsc.sci
..\..\AD.syn_hier_info
..\..\AD.tan.qmsg
..\random.bsf
..\random.vhd
..\db
AD
    

CodeBus www.codebus.net