Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dds_9760_OK Download
 Description: DDS signal source, for the use of VHDL. DIP switch which can be used to select the appropriate function: FM, ASK, PSK, AM (This is not to achieve good), but other well. Frequency of up to 25M
 Downloaders recently: [More information of uploader nanhuawyz]
 To Search:
  • [trafficlights_XIN] - use of the VHDL language traffic lights
  • [DDS] - Use of FPGA resources for the realizatio
  • [dds] - Using VHDL hardware description language
File list (Check if you may need any files):
dds_9760_OK
...........\aa100K.bsf
...........\aa100K.vhd
...........\aa10B.bsf
...........\aa10B.vhd
...........\aa10B_b.bsf
...........\aa10B_b.vhd
...........\aa10K.bsf
...........\aa10K.vhd
...........\aa1K.bsf
...........\aa1K.vhd
...........\aa30K.bsf
...........\aa30K.vhd
...........\cnt8.bsf
...........\cnt8.vhd
...........\Contrl_code.bsf
...........\Contrl_code.vhd
...........\counter.bsf
...........\counter.vhd
...........\cpsk.bsf
...........\cpsk.vhd
...........\data
...........\....\delta.mif
...........\....\ram.mif
...........\....\sanjiao.mif
...........\....\sin.mif
...........\....\sin_new.mif
...........\....\squar.mif
...........\....\zhuzi.mif
...........\....\zzzz.mif
...........\data_other
...........\..........\daa.mif
...........\..........\data1.mif
...........\..........\data_music.mif
...........\..........\data_new.mif
...........\..........\romd.mif
...........\db
...........\..\altsyncram_1ra1.tdf
...........\..\altsyncram_42i2.tdf
...........\..\altsyncram_4fb1.tdf
...........\..\altsyncram_4ja1.tdf
...........\..\altsyncram_5gi2.tdf
...........\..\altsyncram_6ka1.tdf
...........\..\altsyncram_79i2.tdf
...........\..\altsyncram_9gi2.tdf
...........\..\altsyncram_cmc1.tdf
...........\..\altsyncram_cni2.tdf
...........\..\altsyncram_efc1.tdf
...........\..\altsyncram_fmc1.tdf
...........\..\altsyncram_gmc1.tdf
...........\..\altsyncram_jec1.tdf
...........\..\altsyncram_jgi2.tdf
...........\..\altsyncram_jsc1.tdf
...........\..\altsyncram_s7c1.tdf
...........\..\altsyncram_vec1.tdf
...........\..\dds.analyze_file.qmsg
...........\..\dds.asm.qmsg
...........\..\dds.asm_labs.ddb
...........\..\dds.cbx.xml
...........\..\dds.cmp.cdb
...........\..\dds.cmp.hdb
...........\..\dds.cmp.kpt
...........\..\dds.cmp.logdb
...........\..\dds.cmp.rdb
...........\..\dds.cmp.tdb
...........\..\dds.cmp0.ddb
...........\..\dds.cmp2.ddb
...........\..\dds.dbp
...........\..\dds.db_info
...........\..\dds.eco.cdb
...........\..\dds.fit.qmsg
...........\..\dds.hier_info
...........\..\dds.hif
...........\..\dds.map.cdb
...........\..\dds.map.hdb
...........\..\dds.map.logdb
...........\..\dds.map.qmsg
...........\..\dds.pre_map.cdb
...........\..\dds.pre_map.hdb
...........\..\dds.psp
...........\..\dds.pss
...........\..\dds.rtlv.hdb
...........\..\dds.rtlv_sg.cdb
...........\..\dds.rtlv_sg_swap.cdb
...........\..\dds.sgdiff.cdb
...........\..\dds.sgdiff.hdb
...........\..\dds.signalprobe.cdb
...........\..\dds.sld_design_entry.sci
...........\..\dds.sld_design_entry_dsc.sci
...........\..\dds.syn_hier_info
...........\..\dds.tan.qmsg
...........\..\decode_aoi.tdf
...........\..\mult_vgo.tdf
...........\dds.asm.rpt
...........\dds.bdf
...........\dds.cdf
...........\dds.done
...........\dds.dpf
...........\dds.fit.rpt
...........\dds.fit.smsg
    

CodeBus www.codebus.net