Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dds Download
 Description: Using VHDL hardware description language to achieve a direct frequency synthesizer production, and Altera s CycloneII be realized, to verify the correctness of the code. Users can refer to procedures, please use the above QuartusII6.0 open, low-version will be opened error
File list (Check if you may need any files):
dds
...\count.cmp
...\count.inc
...\count.sym
...\count.tdf
...\counter2.cmp
...\counter2.inc
...\counter2.sym
...\counter2.tdf
...\counter2_inst.tdf
...\count_inst.tdf
...\dds.acf
...\dds.fit
...\dds.hif
...\dds.mmf
...\dds.ndb
...\dds.pin
...\dds.pof
...\dds.rpt
...\dds.snf
...\dds.sym
...\dds.tdf
...\dds_graphic.acf
...\dds_graphic.fit
...\dds_graphic.gdf
...\dds_graphic.hex
...\dds_graphic.hif
...\dds_graphic.mmf
...\dds_graphic.ndb
...\dds_graphic.pin
...\dds_graphic.pof
...\dds_graphic.rpt
...\dds_graphic.snf
...\dds_graphic.sof
...\dds_graphic.ttf
...\select.acf
...\select.fit
...\select.hif
...\select.mmf
...\select.ndb
...\select.pin
...\select.pof
...\select.rpt
...\select.snf
...\select.sym
...\select.tdf
    

CodeBus www.codebus.net