Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fre Download
 Description: 4 digital frequency meter control, is divided into latch, counting a number of modules, etc.
 To Search:
  • [eda] - Based on EDA technology design four deci
  • [pinlvji] - Cymometer VHDL programming. Design of a
File list (Check if you may need any files):
fre
...\count10.bsf
...\count10.v
...\db
...\..\fre.asm.qmsg
...\..\fre.cbx.xml
...\..\fre.cmp.cdb
...\..\fre.cmp.hdb
...\..\fre.cmp.logdb
...\..\fre.cmp.rdb
...\..\fre.cmp.tdb
...\..\fre.cmp0.ddb
...\..\fre.dbp
...\..\fre.db_info
...\..\fre.eco.cdb
...\..\fre.eds_overflow
...\..\fre.fit.qmsg
...\..\fre.hier_info
...\..\fre.hif
...\..\fre.map.cdb
...\..\fre.map.hdb
...\..\fre.map.logdb
...\..\fre.map.qmsg
...\..\fre.pre_map.cdb
...\..\fre.pre_map.hdb
...\..\fre.psp
...\..\fre.rtlv.hdb
...\..\fre.rtlv_sg.cdb
...\..\fre.rtlv_sg_swap.cdb
...\..\fre.sgdiff.cdb
...\..\fre.sgdiff.hdb
...\..\fre.sim.hdb
...\..\fre.sim.qmsg
...\..\fre.sim.rdb
...\..\fre.sim.vwf
...\..\fre.sld_design_entry.sci
...\..\fre.sld_design_entry_dsc.sci
...\..\fre.syn_hier_info
...\..\fre.tan.qmsg
...\..\wed.zsf
...\fre.asm.rpt
...\fre.bdf
...\fre.done
...\fre.fit.rpt
...\fre.fit.summary
...\fre.flow.rpt
...\fre.map.rpt
...\fre.map.summary
...\fre.pin
...\fre.pof
...\fre.qpf
...\fre.qsf
...\fre.qws
...\fre.sim.rpt
...\fre.sof
...\fre.tan.rpt
...\fre.tan.summary
...\fre.vwf
...\fre_ctrl.bsf
...\fre_ctrl.v
...\latch_16.bsf
...\latch_16.v
    

CodeBus www.codebus.net