Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop SCM
Title: dds Download
 Description: ewfreytrgrwf reggwrter rgterthhrgdfs rgdgf egrthg rgreaf rtgerf srfefsf frafgsf frghrsrgwgt
 Downloaders recently: [More information of uploader nbonwenli]
 To Search: fpga dds DDS Verilog Verilog DDS fpga dds verilog DDS FPGA FPGA Verilog DDS
  • [DDS51] - this program functions : DDS folder proc
  • [AT90S8535] - err
  • [MAX038] - 51 single-chip combination of MAX038 to
  • [8051FPGA] - Practical single-chip 51 loaded on the F
  • [eda] - Application of FPGA, a sinusoidal signal
  • [dds] - 1 fpga based on the hurricane and STC dd
  • [FPGA_signal_general] - Abstract: Direct Digital Synthesis (DDS)
  • [cos] - FPGA realization of sine, cosine calcula
  • [sWave] - Sine wave, Verilog waveform generator, a
  • [dds] - Under the DDS in quartus design, Verilog
File list (Check if you may need any files): 
dds
...\db
...\..\dds_dds.cbx.xml
...\..\dds_dds.cmp.rdb
...\..\dds_dds.db_info
...\..\dds_dds.eco.cdb
...\..\dds_dds.hif
...\..\dds_dds.map.hdb
...\..\dds_dds.map.qmsg
...\..\dds_dds.sld_design_entry.sci
...\..\dds_dds.sld_design_entry_dsc.sci
...\dds_dds.flow.rpt
...\dds_dds.map.rpt
...\dds_dds.map.summary
...\dds_dds.qpf
...\dds_dds.qsf
...\dds_dds.qws
...\dds_dds.vhd
...\rom1.bsf
...\rom1.inc
...\rom1.vhd
...\romdata.mif.mif

CodeBus www.codebus.net