Description: FPGA-based digital multiplier design: the number of multiplicative noise is the use of digital signal processing in the most extensive one of the implementation of components, the paper design of the three types of FPGA-based digital multiplier. Shift sum are noise multiplication, adder tree multiplier and the sum of a displacement hybrid adder tree multiplier noise. Through the simulation of three options to building a comprehensive comparison of the speed and size that the multiplier is one of the best hybrid design
- [VHDL-fpga] - This is a very good use of VHDL programm
- [iictestbench] - vhdl the integrity i2c write code, simul
- [USB_VHDL_CODE] - USB interface controller reference desig
- [FPGAdesignXilinx] - Huawei internal information, with regard
- [CRC] - FPGA realization of error control coding
- [mult] - err
- [YC2440-Main-F-v41] - YC2440 motherboard schematic, pdf format
- [multiply] - Verilog hdl language commonly used multi
- [erweiDCT] - Using FPGA to achieve the two-dimensiona
- [mul] - Adder tree multiplier multiplier combina
File list (Check if you may need any files):
基于FPGA数字乘法器的设计.pdf
Download