Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_serial Download
 Description: UART IP core in VHDL
 Downloaders recently: [More information of uploader zhang_longhai]
 To Search: uart ip core
  • [m16550a_verilog_rtl] - mentor UART IP verilog source to the tes
  • [Xinlinx_ISE_study] - Introduction to Chinese Xilinx Inc. FPGA
  • [UART] - UART classical procedures, UART VHDL des
  • [RS232] - quatus II environment realize RS232 VHDL
  • [Uart] - Using FPGA, VHDL realize the UART core,
  • [uart(Verilog)] - RS232 verilog source code, if necessary
  • [uart] - verilog written communication and comput
File list (Check if you may need any files): 
uart_serial
...........\CVS
...........\...\Entries
...........\...\Repository
...........\...\Root
...........\modelsim
...........\........\compile.tcl
...........\........\CVS
...........\........\...\Entries
...........\........\...\Repository
...........\........\...\Root
...........\........\run.tcl
...........\........\uart.mpf
...........\........\wave.do
...........\sources
...........\.......\CVS
...........\.......\...\Entries
...........\.......\...\Repository
...........\.......\...\Root
...........\.......\uart_serial.vhd
...........\testbench
...........\.........\CVS
...........\.........\...\Entries
...........\.........\...\Repository
...........\.........\...\Root
...........\.........\tb_uart.vhd

CodeBus www.codebus.net