A 640-Mbs 2048-bit programmable LDPC decoder chip.pdf
A Memory Efficient Partially Parallel Decoder Architecture for QC-LDPC Codes.pdf
A Memory Efficient Partially Parallel Decoder Architecture for QC.pdf
A Memory Efficient Serial LDPC Decoder Architecture.pdf
A parallel LSI architecture for LDPC decoder improving message-passing schedule.pdf
A Scalable Architecture for LDPC Decoding.pdf