Description: Construct buffered routing tree for VLSI interconnects in a Manhanttan layout plane for a given set of terminals, guarantee polarity of the terminals agree with each other
- [electric-6.08] - Circuit design tools, complete source co
- [AesCode] - AES c++ Realize dialog has easy-to-use g
- [ctree.tar] - Mainly used in VLSI routing algorithm, t
- [ENCODINGMETHOD] - The sequence-pair was proposed to repres
- [gcl.src.tar] - BOI version of Steiner tree construction
File list (Check if you may need any files):
buf_tree_pol.tar
Download