Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: mydds_rom Download
 Description: Their participation in the design of soft-core altera NIOSii the preparation of a competition when nuclear ip, used to generate the sine wave frequency adjustable
 Downloaders recently: [More information of uploader angy670]
 To Search:
File list (Check if you may need any files): 
mydds_rom
.........\cb_generator.pl
.........\class.ptf
.........\hdl
.........\...\ddsrom.v
.........\...\dds_register_file.v
.........\...\lookupdata.v
.........\...\myadd32.v
.........\...\mydds.v
.........\...\phaseacc.v
.........\...\phasemode.v
.........\...\standard.mif

CodeBus www.codebus.net