Description: Quartus II project files, is a typical FPGA-based digital clock project, there are sub-50MHz frequency, counting, decoding modules.
- [verilog-clock] - -Multifunctional digital clock written i
- [EDAproject] - curriculum design EDA report on the digi
- [digtalclk] - Using Altera s QuartusII procedures for
- [topclock] - The digital clock written by VHDL is ful
- [clock_verilog] - Verilog language implementation of the d
- [CLK_V] - Quartus II project files, is a typical F
- [clk_vhdl] - Quartus II project files, is a typical F
- [JIJIAQI] - Quartus II project files, is a typical F
- [shuzizhong] - Verilog digital clock can be written in
File list (Check if you may need any files):
clk.qar
Download