Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: JIJIAQI Download
 Description: Quartus II project files, is a typical FPGA-based project of the meter, there are finite state machine, 50MHz frequency, counting, decoding, dynamic scanning module.
 To Search: Verilog jijia quartus
  • [clk] - Quartus II project files, is a typical F
File list (Check if you may need any files):
JIJIAQI.qar
    

CodeBus www.codebus.net