pll_code 全数字锁相环的verilog源代码 - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: pll_code

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
120kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
zhiliao3001

Description: 全数字锁相环的verilog源代码

Downloaders recently: [More information of uploader zhiliao3001]

To Search:

[DPLL0227Vqt6] - with a DPLL CPLD, VHDL or V language.
[all_digital_phase_locked_loop] - a DPLL on the good paper, and a great ef
[lab2] -
[FPGAphaselockedloopdesign] - Introduce the application of VHDL techni
[LT_decoder_BEC] - under binary erasure channel，decoding pr
[SOLAR] - this is solar system in c++ .
[Project1] - draw souce code Opengl
[DPLL] - Digital phase loop lock design with veri

File list (Check if you may need any files):

dpll.gdf
edge.gdf
edge.sym
fenpin.sym
fenpin.v
read me.txt
updown_counter.sym
updown_counter.v
数字锁相环设计源程序.rar

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.