Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop
Title: jianyiluojifenxi Download
 Description: It is very easy to achieve with the fpga logic analyzer was a complete program, we learn from each other wrong with the request Zhijiao
 Downloaders recently: [More information of uploader jiangbohzsf]
 To Search:
  • [D8_logic] - (Turn) This is a User-designed simple lo
  • [triger] - 2003 National Undergraduate Electronic D
  • [jianyiluojifenxiyi] - Simple logic analyzer design production
  • [1243687] - Digital Cymometer VHDL procedures- File
  • [Verilog_VGA] - Procedures for the realization of the fu
  • [cpld1] - Simple logic analyzer vhdl procedure
  • [microLA] - A logic analyzer open source information
  • [fft] - VERILOG language with the Spectrum Analy
  • [fpganios] - produced fpga logic analyzer control sys
  • [luoji1lu] - Simple logic analyzer logic analyzer to
File list (Check if you may need any files):
jianyiluojifenxi
................\logic
................\.....\logic
................\.....\.....\CLK10.bsf
................\.....\.....\CLK10.vhd
................\.....\.....\CLK10.vhd.bak
................\.....\.....\CLK100.bsf
................\.....\.....\CLK100.vhd
................\.....\.....\CLK100.vhd.bak
................\.....\.....\CLK12.bsf
................\.....\.....\CLK12.vhd
................\.....\.....\CLK12.vhd.bak
................\.....\.....\CLK120.bsf
................\.....\.....\CLK120.vhd
................\.....\.....\CLK120.vhd.bak
................\.....\.....\dac.bsf
................\.....\.....\dac.vhd
................\.....\.....\dac.vhd.bak
................\.....\.....\db
................\.....\.....\..\fifo1.asm.qmsg
................\.....\.....\..\fifo1.asm_labs.ddb
................\.....\.....\..\fifo1.cbx.xml
................\.....\.....\..\fifo1.cmp.bpm
................\.....\.....\..\fifo1.cmp.cdb
................\.....\.....\..\fifo1.cmp.ecobp
................\.....\.....\..\fifo1.cmp.hdb
................\.....\.....\..\fifo1.cmp.kpt
................\.....\.....\..\fifo1.cmp.logdb
................\.....\.....\..\fifo1.cmp.rdb
................\.....\.....\..\fifo1.cmp.tdb
................\.....\.....\..\fifo1.cmp0.ddb
................\.....\.....\..\fifo1.cmp2.ddb
................\.....\.....\..\fifo1.cmp_merge.kpt
................\.....\.....\..\fifo1.db_info
................\.....\.....\..\fifo1.eco.cdb
................\.....\.....\..\fifo1.eds_overflow
................\.....\.....\..\fifo1.fit.qmsg
................\.....\.....\..\fifo1.fnsim.qmsg
................\.....\.....\..\fifo1.hier_info
................\.....\.....\..\fifo1.hif
................\.....\.....\..\fifo1.map.bpm
................\.....\.....\..\fifo1.map.cdb
................\.....\.....\..\fifo1.map.ecobp
................\.....\.....\..\fifo1.map.hdb
................\.....\.....\..\fifo1.map.kpt
................\.....\.....\..\fifo1.map.logdb
................\.....\.....\..\fifo1.map.qmsg
................\.....\.....\..\fifo1.map_bb.cdb
................\.....\.....\..\fifo1.map_bb.hdb
................\.....\.....\..\fifo1.map_bb.hdbx
................\.....\.....\..\fifo1.map_bb.logdb
................\.....\.....\..\fifo1.pre_map.cdb
................\.....\.....\..\fifo1.pre_map.hdb
................\.....\.....\..\fifo1.psp
................\.....\.....\..\fifo1.rtlv.hdb
................\.....\.....\..\fifo1.rtlv_sg.cdb
................\.....\.....\..\fifo1.rtlv_sg_swap.cdb
................\.....\.....\..\fifo1.sgdiff.cdb
................\.....\.....\..\fifo1.sgdiff.hdb
................\.....\.....\..\fifo1.sim.cvwf
................\.....\.....\..\fifo1.sim.hdb
................\.....\.....\..\fifo1.sim.qmsg
................\.....\.....\..\fifo1.sim.rdb
................\.....\.....\..\fifo1.sld_design_entry.sci
................\.....\.....\..\fifo1.sld_design_entry_dsc.sci
................\.....\.....\..\fifo1.smp_dump.txt
................\.....\.....\..\fifo1.syn_hier_info
................\.....\.....\..\fifo1.tan.qmsg
................\.....\.....\..\fifo1.tis_db_list.ddb
................\.....\.....\..\mux_ooc.tdf
................\.....\.....\..\mux_umc.tdf
................\.....\.....\..\prev_cmp_fifo1.asm.qmsg
................\.....\.....\..\prev_cmp_fifo1.fit.qmsg
................\.....\.....\..\prev_cmp_fifo1.map.qmsg
................\.....\.....\..\prev_cmp_fifo1.qmsg
................\.....\.....\..\prev_cmp_fifo1.tan.qmsg
................\.....\.....\..\wed.wsf
................\.....\.....\fifo1.asm.rpt
................\.....\.....\fifo1.bsf
................\.....\.....\fifo1.cdf
................\.....\.....\fifo1.done
................\.....\.....\fifo1.dpf
................\.....\.....\fifo1.fit.rpt
................\.....\.....\fifo1.fit.smsg
................\.....\.....\fifo1.fit.summary
................\.....\.....\fifo1.flow.rpt
................\.....\.....\fifo1.map.rpt
................\.....\.....\fifo1.map.smsg
................\.....\.....\fifo1.map.summary
................\.....\.....\fifo1.pin
..............

CodeBus www.codebus.net