Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dds_mine Download
 Description: This is based on verilog for dds system design, relatively simple, hope for all of us! ! !
 Downloaders recently: [More information of uploader 594108818]
 To Search:
  • [MPSK] - MPSK modulation and demodulation system
File list (Check if you may need any files):
dds_mine
........\add.v
........\db
........\..\altsyncram_2081.tdf
........\..\altsyncram_ae81.tdf
........\..\altsyncram_r281.tdf
........\..\dds.asm.qmsg
........\..\dds.asm_labs.ddb
........\..\dds.cbx.xml
........\..\dds.cmp.bpm
........\..\dds.cmp.cdb
........\..\dds.cmp.ecobp
........\..\dds.cmp.hdb
........\..\dds.cmp.logdb
........\..\dds.cmp.rdb
........\..\dds.cmp.tdb
........\..\dds.cmp0.ddb
........\..\dds.cmp2.ddb
........\..\dds.db_info
........\..\dds.eco.cdb
........\..\dds.fit.qmsg
........\..\dds.hier_info
........\..\dds.hif
........\..\dds.map.bpm
........\..\dds.map.cdb
........\..\dds.map.ecobp
........\..\dds.map.hdb
........\..\dds.map.logdb
........\..\dds.map.qmsg
........\..\dds.map_bb.cdb
........\..\dds.map_bb.hdb
........\..\dds.map_bb.hdbx
........\..\dds.map_bb.logdb
........\..\dds.pre_map.cdb
........\..\dds.pre_map.hdb
........\..\dds.psp
........\..\dds.root_partition.cmp.atm
........\..\dds.root_partition.cmp.dfp
........\..\dds.root_partition.cmp.hdbx
........\..\dds.root_partition.cmp.logdb
........\..\dds.root_partition.cmp.rcf
........\..\dds.root_partition.map.atm
........\..\dds.root_partition.map.hdbx
........\..\dds.root_partition.map.info
........\..\dds.rpp.qmsg
........\..\dds.rtlv.hdb
........\..\dds.rtlv_sg.cdb
........\..\dds.rtlv_sg_swap.cdb
........\..\dds.sgate.rvd
........\..\dds.sgate_sm.rvd
........\..\dds.sgdiff.cdb
........\..\dds.sgdiff.hdb
........\..\dds.signalprobe.cdb
........\..\dds.sld_design_entry.sci
........\..\dds.sld_design_entry_dsc.sci
........\..\dds.syn_hier_info
........\..\dds.tan.qmsg
........\..\dds.tis_db_list.ddb
........\..\dds.tmw_info
........\..\prev_cmp_dds.asm.qmsg
........\..\prev_cmp_dds.fit.qmsg
........\..\prev_cmp_dds.map.qmsg
........\..\prev_cmp_dds.qmsg
........\..\prev_cmp_dds.tan.qmsg
........\..\rom0_jucirom_5802bc0e.hdl.mif
........\..\rom0_sanjiaorom_7ead208c.hdl.mif
........\..\rom0_sinerom_440c8072.hdl.mif
........\dds.asm.rpt
........\dds.done
........\dds.dpf
........\dds.fit.rpt
........\dds.fit.smsg
........\dds.fit.summary
........\dds.flow.rpt
........\dds.map.rpt
........\dds.map.summary
........\dds.pin
........\dds.pof
........\dds.qpf
........\dds.qsf
........\dds.qws
........\dds.sof
........\dds.tan.rpt
........\dds.tan.summary
........\dds.v
........\fw_re.v
........\jucirom.v
........\LOADFW.V
........\sanjiaorom.v
........\sel.v
........\sinerom.v
........\sinerom.v.bak
    

CodeBus www.codebus.net