Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 3 Download
 Description: Three pairs of 8 decoder may choose to provide 3-line 8 of function can be easily changed to 4 election 16
 Downloaders recently: [More information of uploader aqqzz75]
 To Search:
File list (Check if you may need any files): 
DEC_3X8.v
Encoder_8X3.v
lab32.v
MUX_8X1.v

CodeBus www.codebus.net